Posts

Showing posts with the label solid-state dive

Renice X7 2.5" SATA/NVMe 2TB 4TB 8TB Industrial SSD, -40°C to +85°C

Image
Form Factor: 2.5 inch SATA Revision 3.0; compatible with SATA 6Gb/s, 3Gb/s and 1.5Gb/s interface rates Size: 100.45 x 69.85 x 7.0 (or 15.0) mm Capacity: 1TB, 2TB, 4TB, 8TB Sequential 128KB Read: Up to 520 MB/s Sequential 128KB Write: Up to 500 MB/s Random 4KB Read: Up to 70,000 IOPS Random 4KB Write: Up to 70,000 IOPS Read/Write Latency: 65μs/40μs (TYP) Operating Temperature: -40°C to +85°C Non-Operating: -45°C to +90°C Shock (operating and non-operating): 1,000 G/0.5ms Vibration 6 Operating: 16.3 GRMS (10-2,000 Hz) MTBF: 1.5 million hours 3 Power consumption Active: Up to 6.09W (8TB, Avg.) Idle: Up to 2.73W (8TB, Avg.) Product Ecological Compliance: RoHS To learn more, please email sales@renice-tech.com

Nand Flash: SLC, MLC and TLC, how much do you know?

Image
Part 1 - Principle of Nand Flash Storage                                         (Basic architecture of a Cell) As we know that all the data store as “0” and “1” in computers, so in theory if the storage unit can provide two or more recognized status, it can be used for data recording. 1. “Write” Data When writing data, we need to apply high voltage to the Control Gate , and allowing electrons flows into the N-Channel which is between the Source and Drain , when the current is strong enough, electrons gain sufficient energy and then will cross the SiO2 layer (which is under the Floating Gate ), finally being captured by the Cell, we call the whole process as “ Tunnel Effect ”. 2. Data Stabilization Once the electrons enter into the Floating Gate, they can’t get away from the SiO2 layer if there is not enough energy, even turn off the power supply, then the statue o...

Test principle and key point of SSD Power-off Protection

Image
Considering the SSD must be based on FTL to realize the data transfer between logical address and physical address, if there happens abnormal power-off in case of normal operation (read/ program/erase), it may lead the loss of mapping table which has not finished updating and resulting in the SSD failed to be detected by host. Meanwhile, to improve the read/write performance, SDRAM normally adopted as buffer on SSD board.The abnormal power-off also can cause the loss of data or updated mapping table which have not been written into NAND Flash from SDRAM. Failure problems caused by abnormal power-off 1. SSD cannot be detected by OS once sudden power-off, it only be reusable after re-build mapping table or replanting. 2. Mass new bad block generated after repeatedly abnormal power-off. The mechanism of new bad block generated is: when SSD cannot successfully read/ program or erase some blocks, such blocks would be marked as bad block. However, they are not real bad blocks, but a ...

S.M.A.R.T of Solid State Drives

Image
Before writing this article, we found that performance degradation occasionally happened to the SSD during testing process, and the S.M.A.R.T command was confirmed as the cause of this after study. This is seemingly not critical, however, it may bring serious consequence of losing data packets if the SSD is applied in those critical domains like data acquisition, while of course this bug is correctable, first let us look at the screenshot: S.M.A.R.T Overview   As the short for Self-Monitoring Analysis And Reporting Technology, S.M.A.R.T. can be read from its name with the function of fault alarm. The SSD health condition can be monitored and the parameter values can be fed back to the monitoring software or operation systems, in fact, most parameters are meaningful only for SSD engineers, the end users just need to focus on some key indexes, such as New Bad Blocks, Remaining Life and Erase Count, etc.      S.M.A.R.T information of the SSD can be obtained t...

How Input Voltage Affects the Nand Flash of Solid State Drives (SSDs)

Image
In ITS (Intelligent Transportation Systems), PIS (Passenger Information System) and other embedded in-vehicle application, such as video surveillance, data recorder…usually or sometimes the voltage changes unstably, SSD as embedded memory and storage device when doing data video recording is aggressively affected by the unstable input voltage.   First of all, please let me introduce RBER (Raw-Bit Error Rate), RBER is the Bit Error Rate before ECC (Error Correction Code) performing, reflects the initial reliability of Nand flash. The higher RBER, the less reliability of Nand flash. Then, how Input Voltage Affects the Nand Flash of SSD? Firstly, per 0.3V as a voltage difference in set time, the below graph is 3.3V-3.6V fluctuation. (1) When setting 2.7V - 3.V (standard voltage range of NAND flash), the RBER of NAND flash is 10^(-5.850), which is in normal range. (2) When setting as 3.6V - 3.9V, the RBER begins to increase, reach at 10^(-5.845). (...

Renice R-SATA (RSATA/Ruged SATA) SSD Embedded Memory Storage Solution for Aerospace and Defense Application

Image
Aerospace and Defense storage applications require the highest level of reliability, often operating in harsh environments. The Flash storage devices used in these applications must therefore operate flawlessly while exposed to extreme temperatures and high mechanical shock and vibration loads. SATA Gold finger Connector can’t cater to this challenge!  The Fatal Weakness of SATA Gold finger, reasons: 1. The gold finger adopts flat structure, male connector and female connector contact through the plane, inevitably there will be momentary bad contacts during heavy shock and vibration, and the bad contacts may cause system crash or even damage the SSD due to frequent abnormal power loss. 2. The intense shock may result in   drag and malposition between male and female connectors. The gold finger uses fixed structure with no any buffer design, thus it is likely to be damaged by violent drag causing by intense shock. So we RENICE R-SATA Connector can solve this problem. ...

Renice SSD Temperature Test Procedures - Extreme Temperature Tolerance (-50°C to +90°C)

Image
Temperature test of SSD products includes temp cycling test and temp shock test. Note: “Plenty of frost turns to be water drops in the transition process from low temp to high temp, water drops may easily inflict short circuit on chip pins and thus burn the SSD, therefore, reinforcement and waterproof treatment have to be done to a reliable SSD!!!” A true picture of a tested circuit board with frosting surface under -40°C: Temperature Cycling Test Temp cycling first sets the temperature at -50°C and keep it for 4 hours, then increase the temperature to +90°C and keep it for 4 hours, and after this, lower the temperature to -50°C to finish one cycle and start another cycle, multiple cycles one by one. Industrial grade operation temperature standard is -40°C to +85°C, because temperature deviation is common in temperature cabinets, in order to avoid different test results in client-side causing by the deviation, Renice in-house tests extend the temperature testing range to -50°...